Abstract: This study presents a 2-Layer transistor pixel stacked 0.8μm dual-pixel (DP) CIS with silicon-on-insulator (SOI) fin field-effect transistor (FinFET) technology. The application of SOI ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results